Vault over the Memory Wall. New White Paper discusses HBM on Xilinx UltraScale+ All Programmable devices.

2017年6月17日 | By News | Filed in: News.

http://ift.tt/2rAy2Sd

 

Think you don’t need HBM (high-bandwidth memory) in your FPGA-based designs? There was probably a time, not that long ago, when you thought you didn’t need a smartphone. Still think so? With its 460Gbytes/sec bandwidth, HBM doesn’t crash through the memory wall, it vaults you over the wall. And who needs to get over the memory wall? Anyone working with high-speed Ethernet, high-res video, and most high-performance DSP applications. Pretty much anything you’d use a Xilinx UltraScale+ All Programmable device for. Here’s a chart illustrating the problem:

 

 

Memory Wall.jpg 

 

 

Allow me to translate this chart for you: “You’re not going to get there with DDR SDRAM.”

 

Fortunately, there’s no longer a need for me to convince you that you need HBM. There’s an 11-page White Paper to do that job. It’s titled “Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance.”

 

And, if you weren’t aware that Xilinx was adding HBM to its FPGAs, read this blog from last November: “Xilinx Virtex UltraScale+ FPGAs incorporate 32 or 64Gbits of HBM, delivers 20x more memory bandwidth than DDR.”

 

 

 

IT.数码

via Xcell Daily Blog articles http://ift.tt/2fBJIws

June 17, 2017 at 07:17AM


发表评论

您的电子邮箱地址不会被公开。 必填项已用*标注