Debug your FPGA design with nothing more than two I/O pins, I2C, and a digital scope

2014年7月31日 | By News | Filed in: News.

http://ift.tt/1n4Gavu

Earlier today in a blog about DDR3 row hammer, I wrote about my friend Jack Ganssle who is an expert in embedded design. While writing this blog, I noticed that his Web site has a new 8-minute video about using two microcontroller I/O pins, some I2C bit banging, and a digital scope with a built-in protocol analyzer to debug a microcontroller-based design. As Jack says at the end of his video, you can use this technique for error handling, data logging, or messaging to give you better, real-time insight into what’s going on inside of your system.

 

Well, the same thing applies to debugging FPGAs.

 


Tags: ,

发表评论

电子邮件地址不会被公开。 必填项已用*标注